Corporate Gray Online
  • Jobs
  • Companies
  • Post a Job
  • Resume Search
  • Employer Products
  • Job Seeker Products
  • Resources
  • Corporate Gray
  • Absolutely American
  • Proud American E-zine
  • Military Minute Podcast
  • Military Officer Career Conference
  • Sign in
  • Sign up
  • Jobs
  • Companies
  • Post a Job
  • Resume Search
  • Employer Products
  • Job Seeker Products
  • Resources
  • Corporate Gray
  • Absolutely American
  • Proud American E-zine
  • Military Minute Podcast
  • Military Officer Career Conference

2 project engineer iv jobs found

Refine Search
Current Search
Arrow Electronics United States project engineer iv
Refine by Job Categories
Information Technology  (1)
Refine by State
California  (2)
Refine by City
San Jose  (2)
Refine by Onsite/Remote
Onsite  (2)
Arrow Electronics
Apr 14, 2026
Design For Test Engineer IV (IC)
Arrow Electronics San Jose, CA
Position: Design For Test Engineer IV (IC) Job Description: What You'll Be Doing: DFT implementation for 3nm and 5nm Networking chips, IP DFT work RTL checks for scan-insertion compatibility using Synopsys Spyglass Scan-Insertion using Tessent TestKompress ATPG pattern generation: Compressed and Uncompressed Mode Tools: Mentor Tessent, Cadence Modus & Synopsys Tetramax Pattern Simulation: Without timing, With timing for different corners Tools: VCS Mismatch debug using Verdi Scripting with Perl, Shell, TCL: DAeRT - DFT flow enhancement/automation in project Makefile enhancement using extended scripts and targets for flow enhancement MBIST Insertion and Verification: MBIST Insertion and Verification done on block on top Silicon debug and bring-up done for block and top IEEE 1149.1 JTAG Insertion and verification What We Are Looking For : 5 – 7 Years of experience in DFT Scan-Insertion, ATPG, GLS, Pattern...
Arrow Electronics
Apr 14, 2026
Design Verification Engineer IV
Arrow Electronics San Jose, CA
Position: Design Verification Engineer IV Job Description: Principal Accountabilities * Responsible for architecting Verification Environment for ASIC SoC and providing verification support from defining verification plan to multi-million gate product tapeout & for Test design and development  * Develop complex self checking test benches with constraint random stimulus generation. * Architect SoC test FW and create test plan documentation to cover ASIC features. * Develop and debug SoC ASIC platform test FW and specific tests in C/C++. * Partner in methodology development activities & actively planning, analyzing and reviewing functional and technical specification documents * Implement and maintain integrated end-to-end formal verification flow for the formal verification objective. * Develop/modify scripts to automate the verification process. * Develop verification environment including environment assumptions, assertions, and cover properties in context of the...
  • Home
  • Contact
  • About Us
  • Terms & Conditions
  • Employer
  • Post a Job
  • Search Resumes
  • Sign in
  • Job Seeker
  • Find Jobs
  • Create Resume
  • Sign in
  • Facebook
  • X
  • Instagram
  • LinkedIn
© 2008-2026 Corporate Gray, powered by Absolutely American, Inc.